A new CMOS multimode digital pixel sensor dedicated to an implantable visual cortical stimulator

Authors:
M. Sawan;A. Trépanier;J.-L. Trépanier;Y. Audet;R. Ghannoum
Affiliations:
Polystim Neurotechnologies Laboratory, Department of Electrical Engineering, École Polytechnique de Montréal, Montréal, Canada H3C 3A7;Polystim Neurotechnologies Laboratory, Department of Electrical Engineering, École Polytechnique de Montréal, Montréal, Canada H3C 3A7;Polystim Neurotechnologies Laboratory, Department of Electrical Engineering, École Polytechnique de Montréal, Montréal, Canada H3C 3A7;Polystim Neurotechnologies Laboratory, Department of Electrical Engineering, École Polytechnique de Montréal, Montréal, Canada H3C 3A7;Polystim Neurotechnologies Laboratory, Department of Electrical Engineering, École Polytechnique de Montréal, Montréal, Canada H3C 3A7
Venue:
Analog Integrated Circuits and Signal Processing
Year:
2006

Citing 0
Cited 2

A sub-µW fully tunable CMOS DPS for uncooled infrared fast imaging

IEEE Transactions on Circuits and Systems Part I: Regular Papers - Special issue on ISCAS2008
Analysis and optimization of the asynchronous modulated light detection pixel

Analog Integrated Circuits and Signal Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

We describe in this paper a new CMOS multimode image pixel sensor (MIPS) dedicated to an implantable visual cortical stimulator. Each 16 驴m 脳 16 驴m pixel area contains a photodiode, with a fill factor of 22%, a comparator used to convert the pixel level from analog to digital (A/D) values and an 8-bit DRAM, resulting in a total of 44 transistors per pixel. The A/D conversions use one common digital to analog converter to deliver the voltage reference needed to determine the pixel voltage. Three selectable operation modes are combined in the proposed MIPS: A high dynamic range logarithmic mode, a linear integration mode, and a novel differential mode between two consecutive images. This last mode that allows 3D information is required for a visual cortical stimulator. A test chip has been fabricated in CMOS 0.18 驴m technology and tested to validate the full operation of the different proposed modes.