Embedded CELP coding for variable bit-rate between 6.4 and 9.6 kbit/s

  • Authors:
  • R. Drogo De Iacovo;D. Sereno

  • Affiliations:
  • CSELT, Torino, Italy;CSELT, Torino, Italy

  • Venue:
  • ICASSP '91 Proceedings of the Acoustics, Speech, and Signal Processing, 1991. ICASSP-91., 1991 International Conference
  • Year:
  • 1991

Quantified Score

Hi-index 0.00

Visualization

Abstract

The authors consider the design of a variable-bit-rate CELP (code-excited linear prediction) coder which incorporates the facility of producing an embedded bit stream. This characteristic is particularly attractive for packet transmission where some packets can be lost or rejected whenever they are not received within the maximum allowed delay. The basic scheme used for the investigations is a CELP coder in which the innovation signal is split into three separate contributions. The sum of all contributions, together with the side information, determines the operating bit rate of 9.6 kb/s. The reduced bit rates of 8 and 6.4 kb/s can be achieved, dropping respectively the information relevant to one or two contributions to the innovation signal.