Designing Reliable Architecture for Stateful Fault Tolerance

  • Authors:
  • Indranil Saha;Debapriyay Mukhopadhyay;Satyajit Banerjee

  • Affiliations:
  • Honeywell Technology Solutions Lab Pvt. Ltd., India;Honeywell Technology Solutions Lab Pvt. Ltdl, India;Honeywell Technology Solutions Lab Pvt. Ltd., India

  • Venue:
  • PDCAT '06 Proceedings of the Seventh International Conference on Parallel and Distributed Computing, Applications and Technologies
  • Year:
  • 2006

Quantified Score

Hi-index 0.00

Visualization

Abstract

Performance and fault tolerance are two major issues that need to be addressed while designing highly available and reliable systems. The network topology or the notion of connectedness among the network nodes defines the system communication architecture and is an important design consideration for fault tolerant systems. A number of fault tolerant designs for specific multi-processor architecture exists in the literature, but none of them discriminates between stateless and stateful failover. In this paper, we propose a reliable network topology and a high availability framework which is tolerant upto a maximum of k node faults in a network and is designed specifically to meet the needs of stateful failover. Assuming the nodes in the network are capable of handling multiple processes, through our design we have been able to prove that in the event of k node failures the load can be uniformly distributed across the network - ensuring load balance. We also provide an useful characterization for the network, which under the proposed framework ensures one hop communication between the required nodes.