User-Level Fine-Grained Adaptive Real-Time Scheduling via Temporal Reflection

  • Authors:
  • Sergio Ruocco

  • Affiliations:
  • National ICT Australia/ University of New South Wales, Australia

  • Venue:
  • RTSS '06 Proceedings of the 27th IEEE International Real-Time Systems Symposium
  • Year:
  • 2006

Quantified Score

Hi-index 0.00

Visualization

Abstract

Modern FPGA devices, which include (multiple) processor core(s) as diffused IP on the silicon die, provide an excellent platform for developing custom multiprocessor systems-on-programmable chip (MPSoPC) architectures. As researchers are investigating ...