An Approach to Protocol Modeling and Validation

Authors:
F. Cicirelli;A. Furfaro;L. Nigro
Affiliations:
Universit`a della Calabria, Italy;Universit`a della Calabria, Italy;Universit`a della Calabria, Italy
Venue:
ANSS '06 Proceedings of the 39th annual Symposium on Simulation
Year:
2006

Citing 7
Cited 2

A theory of timed automata

Theoretical Computer Science
A note on reliable full-duplex transmission over half-duplex links

Communications of the ACM
Compositional Validation of Time-Critical Systems Using Communicating Time Petri Nets

IEEE Transactions on Software Engineering
Compact Data Structures and State-Space Reduction for Model-Checking Real-Time Systems

Real-Time Systems
ORIS: A Tool for State-Space Analysis of Real-Time Preemptive Systems

QEST '04 Proceedings of the The Quantitative Evaluation of Systems, First International Conference
Exploiting Temporal Uncertainty in the Distributed Simulation of Time Petri Nets

ANSS '05 Proceedings of the 38th annual Symposium on Simulation
Structural Translation from Time Petri Nets to Timed Automata

Electronic Notes in Theoretical Computer Science (ENTCS)

Distributed simulation of modular time Petri nets: An approach and a case study exploiting temporal uncertainty

Real-Time Systems
A service-based architecture for dynamically reconfigurable workflows

Journal of Systems and Software

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper describes an approach to modeling and analysis of complex time-dependent systems specified by modular Time Petri Nets (TPNs). The approach is supported by a Java tool TPN Designer- which permits visual modeling, debugging and discrete-event simulation. The tool is characterized by its modularity and hierarchical constructs, a scripting language for controlling model configuration and scalability, and a monitoring and watching sub system for collecting simulation output. TPN Designer permits also to split a model into LP/subnets for distributed simulation. The tool is able to translate a flattened TPN model into Uppaal/Timed Automata for model checking. The paper demonstrates the practical use of the approach through modeling and validation of a system based on the alternating bit protocol.