Last Bank: Dealing with Address Reuse in Non-Uniform Cache Architecture for CMPs
Euro-Par '09 Proceedings of the 15th International Euro-Par Conference on Parallel Processing
An adaptive cache coherence protocol for chip multiprocessors
Proceedings of the Second International Forum on Next-Generation Multicore/Manycore Technologies
Parallelization methodology and analysis of benefits from the TRQR program with parallel computing
Annales UMCS, Informatica
Parallelization methodology and analysis of benefits from the TRQR program with parallel computing
Annales UMCS, Informatica
Reverse engineering: is it art?
ACM Inroads
A weighted-fair-queuing (WFQ)-based dynamic request scheduling approach in a multi-core system
Future Generation Computer Systems
Multi-core implementation of the differential ant-stigmergy algorithm for numerical optimization
The Journal of Supercomputing
Bandwidth Adaptive Cache Coherence Optimizations for Chip Multiprocessors
International Journal of Parallel Programming
| Hi-index | 0.00 |
Today, practically every new computer has a dual-core (two-CPU) chip, and Intel just launched a quad-core chip with four CPUs. One of 2006's most in-demand holiday gifts was Sony's PlayStation 3, which boasts a "cell" chip with nine CPUs for faster and more realisticvideo gaming. Multicore systems might offer advantages to gamers, but what about researchers? Making the most of multicore systems will require new tools, new algorithms, and a new way of looking at programming.