Automatic Verification and Performance Analysis of Time-Constrained SysML Activity Diagrams

Authors:
Yosr Jarraya;Andrei Soeanu;Mourad Debbabi;Fawzi Hassaine
Affiliations:
Concordia University, Canada;Concordia University, Canada;Concordia University, Canada;Future Forces Synthetic Environments Section, Canada
Venue:
ECBS '07 Proceedings of the 14th Annual IEEE International Conference and Workshops on the Engineering of Computer-Based Systems
Year:
2007

Citing 0
Cited 1

A formal verification framework for SysML activity diagrams

Expert Systems with Applications: An International Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

We present in this paper a new approach for the automatic verification and performance analysis of SysML activity diagrams. Since timeliness is important in the design and analysis of real-time systems, we annotate activity diagrams with time constraints. In order to apply the model checking technique, we use discrete-time Markov chains (DTMC) as a semantic interpretation of such SysML models wherein communication is restricted to synchronization. Thus, we describe a mapping procedure of SysML activity diagrams to their corresponding DTMC and use PRISM model checker for the assessment and evaluation of performance characteristics. Finally, we apply our methodology on a real-life case study meant to assess a systems engineering behavioral model of a photo-camera device.