A CAD tool for the optimization of video signal processor architectures

Authors:
H. Kropp;M. Schwiegershausen;P. Pirsch
Affiliations:
Hannover Univ., Germany;-;-
Venue:
ICASSP '96 Proceedings of the Acoustics, Speech, and Signal Processing, 1996. on Conference Proceedings., 1996 IEEE International Conference - Volume 02
Year:
1996

Citing 0
Cited 2

A system level HW/SW partitioning and optimization tool

EURO-DAC '96/EURO-VHDL '96 Proceedings of the conference on European design automation
Heterogeneous Multiprocessor Scheduling and Allocation using Evolutionary Algorithms

ASAP '97 Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a system level design methodology and its implementation in a CAD tool for the optimization of video signal processor (VSP) architectures. These VSPs, consisting of dedicated as well as programmable modules, are highly suitable for performing composite schemes of image processing algorithms under real time constraints, whereas the optimization aims at the most suitable combination of dedicated and programmable modules for the overall system. Nevertheless, in order to apply optimization techniques, it is mandatory to estimate a set of performance measures like execution time and area expense for each module in advance. Based on these performance measures estimated for a finite set of dedicated and programmable modules, the optimization can be carried out. By using mixed integer linear programming as the optimization framework, VSP architectures can be derived, being optimal in terms of chip area and throughput rate.