Hardware Support for Arithmetic Units of Processor with Multimedia Extension

Authors:
Libo Huang;Mingche Lai;Kui Dai;Hong Yue;Li Shen
Affiliations:
National University of Defense Technology;National University of Defense Technology;National University of Defense Technology;National University of Defense Technology;National University of Defense Technology
Venue:
MUE '07 Proceedings of the 2007 International Conference on Multimedia and Ubiquitous Engineering
Year:
2007

Citing 0
Cited 2

Versatility of extended subwords and the matrix register file

ACM Transactions on Architecture and Code Optimization (TACO)
Performance Improvement of Multimedia Kernels by Alleviating Overhead Instructions on SIMD Devices

APPT '09 Proceedings of the 8th International Symposium on Advanced Parallel Processing Technologies

Quantified Score

Hi-index	0.00

Visualization

Abstract

Multimedia extension technique is very popular in designing processors to improve multimedia processing performance. This paper carries on the study of hardware implementation of arithmetic units with multimedia extension support, and proposes new design methods for subword multiplier and SIMD (Single Instruction Multiple Data) IEEE FPU (Floating-Point Unit). To verify the correctness and effectiveness of these methods, a multimedia coprocessor with SIMD fixed-point and floating-point units is designed. The implemented chip successfully demonstrates that the proposed SIMD Arithmetic units get good tradeoff between cost and performance.