Real-time DSP and FPGA Implementation of Wiener LMS Based Multipath Channel Estimation in 3G CDMA Systems

Authors:
Messaoud Ahmed Ouameur;Daniel Massicotte
Affiliations:
Laboratory of Signal and System Integration (LSSI), Department of Electrical and Computer Engineering, Université du Québec à Trois-Rivières, Trois-Rivières, Canada G9A 5H ...;Laboratory of Signal and System Integration (LSSI), Department of Electrical and Computer Engineering, Université du Québec à Trois-Rivières, Trois-Rivières, Canada G9A 5H ...
Venue:
Journal of VLSI Signal Processing Systems
Year:
2007

Citing 11
Cited 3

VLSI array processors

VLSI array processors
Digital Signal Processing: A Practical Approach

Digital Signal Processing: A Practical Approach
Microwave Mobile Communications

Microwave Mobile Communications
Efficient VLSI Architectures for Multiuser Channel Estimation in Wireless Base-Station Receivers

Journal of VLSI Signal Processing Systems
A complex-number multiplier using radix-4 digits

ARITH '95 Proceedings of the 12th Symposium on Computer Arithmetic
Rapid Scheduling of Efficient VLSI Architectures for Next-Generation HSDPA

RSP '03 Proceedings of the 14th IEEE International Workshop on Rapid System Prototyping (RSP'03)
A rapid prototyping environment for wireless communication embedded systems

EURASIP Journal on Applied Signal Processing
FPGA implementation of an MUD based on cascade filters for a WCDMA system

EURASIP Journal on Applied Signal Processing
Real-time algorithms and architectures for multiuser channel estimation and detection in wireless base-station receivers

IEEE Transactions on Wireless Communications
A DSP-based DS-CDMA multiuser receiver employing partial parallel interference cancellation

IEEE Journal on Selected Areas in Communications
Multiple-access interference-resistant acquisition for band-limited CDMA systems with random sequences

IEEE Journal on Selected Areas in Communications

Adaptive Duplicated Filters and Interference Canceller for DS-CDMA Systems

Journal of Signal Processing Systems
VLSI Implementation of an Adaptive Multiuser Detector for Multirate WCDMA Systems

Journal of Signal Processing Systems
On MSE Exit Chart Analysis and Real Time DSP Implementation for Iterative (Turbo) Detection

Journal of Signal Processing Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper investigates real-time DSP and FPGA implementations of a low complexity technique for asynchronous multiuser delay acquisition and time varying channel tracking for multipath channels in WCDMA and cdma2000 systems. A multiuser-LMS-like structure along with smoothing/prediction filters to improve tracking quality is reviewed. We investigate an efficient implementation based on FFT/IFFT technique, under fixed-point data representation and computation constraint. The measured BER reveals that fixed-point implementation is feasible at possibly no performance degradation. Based on real time execution made on a fixed-point high performance DSP, the maximum number of users is 15 and 17 for the proposed method and correlator, respectively. Due to the inherent parallelism and regular data flow FPGA implementation is suggested wherein a maximum number of users more than 80 can be afforded in Xilinx Virtex驴 II Pro device.