Mapping the physical layer of radio standards to multiprocessor architectures

Authors:
Cyprian Grassmann;Mathias Richter;Mirko Sauermann
Affiliations:
Infineon Technologies AG COM PS CE;Siemens CT PP 2;Infineon Technologies AG COM PS CE
Venue:
Proceedings of the conference on Design, automation and test in Europe
Year:
2007

Citing 2
Cited 1

A low-power memory hierarchy for a fully programmable baseband processor

WMPI '04 Proceedings of the 3rd workshop on Memory performance issues: in conjunction with the 31st international symposium on computer architecture
The Problem with Threads

Computer

An efficient software radio framework for WiMAX physical layer on cell multicore platform

ICC'09 Proceedings of the 2009 IEEE international conference on Communications

Quantified Score

Hi-index	0.00

Visualization

Abstract

We are concerned with the software implementation of baseband processing for the physical layer of radio standards ("Software Defined Radio - SDR"). Given the constraints for mobile terminals with respect to power consumption, chip area and performance, non-standard architectures without compiler support are the targets a SDR implementation has to face. For this domain we present a way to safely move from a functional model to the assembly level in order to come to a tested multithreaded optimized implementation in manageable time. We carried out this program for the standards WLAN IEEE 802.11b and 3GPP WCDMA exploiting various levels of parallelism: thread level parallelism ("MIMD"), data level parallelism ("SIMD") and instruction level parallelism ("VLIW"). We came up with a software implementation running in real time on Infineon's programmable Multiple SIMD Core (MuSIC) processor.