Real memory mach

Authors:
Philippe Bernadat;David L. Black
Affiliations:
OSF Research Institute, Grenoble, France;OSF Research Institute, Cambridge, MA
Venue:
MSYM'93 Proceedings of the 3rd conference on USENIX MACH III Symposium - Volume 1
Year:
1993

Citing 5
Cited 0

Machine-Independent Virtual Memory Management for Paged Uniprocessor and Multiprocessor Architectures

IEEE Transactions on Computers - Special issue on architectural support for programming languages and operating systems
Consistency management for virtually indexed caches

ASPLOS V Proceedings of the fifth international conference on Architectural support for programming languages and operating systems
The CRAY-1 computer system

Communications of the ACM - Special issue on computer architecture
Redirecting System Calls in Mach 3.0, An alternative to the Emulator

USENIX MACH III Symposium
Mach

Proceedings of the Workshop on Micro-kernels and Other Kernel Architectures

Quantified Score

Hi-index	0.00

Visualization

Abstract

Mach was designed with the assumption that the underlying hardware includes a page-based memory management unit, enabling the use of a large, sparse virtual address space. Therefore the Mach micro-kernel in its current state cannot be used on segmented machines such as Cray vector supercomputers or real memory machines such as transputers. This paper describes the results of initial work to adapt the Mach microkernel to such architectures, including the architectural changes and results obtained from a prototype system.