CoDeNios: a function level co-design tool

Authors:
Yann Thoma;Eduardo Sanchez
Affiliations:
Swiss Federal Institute of Technology, Lausanne, Switzerland;Swiss Federal Institute of Technology, Lausanne, Switzerland
Venue:
WCAE '02 Proceedings of the 2002 workshop on Computer architecture education: Held in conjunction with the 29th International Symposium on Computer Architecture
Year:
2002

Citing 3
Cited 0

Synthesis fo the hardware/software interface in microcontroller-based systems

ICCAD '92 Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design
Hardware/software co-design

Readings in hardware/software co-design
The extended partitioning problem: hardware/software mapping, scheduling, and implementation-bin selection

Readings in hardware/software co-design

Quantified Score

Hi-index	0.00

Visualization

Abstract

The need of co-design systems, along with the FPGA complexity, is increasing dramatically, both in industrial and academic settings. New tools are necessary to ease the development of such systems. Altera supplies a development kit with a 200'000 equivalent gates FPGA; combined with its proprietary Nios configurable processor, it allows co-design and multi-processor architecture creation. In this paper, we present a new tool, CoDeNios, which lets a developer partition a C program at the function level, and automatically generates the whole system.