An embedded coherent-multithreading multimedia processor and its programming model

Authors:
Jui-Chin Chu;Wei-Chun Ku;Shu-Hsuan Chou;Tien-Fu Chen;Jiun-In Guo
Affiliations:
National University of Chung Cheng, Chia-Yi, Taiwan, R.O.C.;National University of Chung Cheng, Chia-Yi, Taiwan, R.O.C.;National University of Chung Cheng, Chia-Yi, Taiwan, R.O.C.;National University of Chung Cheng, Chia-Yi, Taiwan, R.O.C.;National University of Chung Cheng, Chia-Yi, Taiwan, R.O.C.
Venue:
Proceedings of the 44th annual Design Automation Conference
Year:
2007

Citing 8
Cited 1

Simple vector microprocessors for multimedia applications

MICRO 31 Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture
Implicitly-multithreaded processors

Proceedings of the 30th annual international symposium on Computer architecture
Overcoming the limitations of conventional vector processors

Proceedings of the 30th annual international symposium on Computer architecture
The Reconfigurable Streaming Vector Processor (RSVPTM)

Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture
Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance

Proceedings of the 31st annual international symposium on Computer architecture
SMTp: An Architecture for Next-generation Scalable Multi-threading

Proceedings of the 31st annual international symposium on Computer architecture
Extended Split-Issue: Enabling Flexibility in the Hardware Implementation of NUAL VLIW DSPs

Proceedings of the 31st annual international symposium on Computer architecture
The Vector-Thread Architecture

Proceedings of the 31st annual international symposium on Computer architecture

An assistance tool employing a systematic methodology for GCC retargeting

Software—Practice & Experience

Quantified Score

Hi-index	0.00

Visualization

Abstract

Multithreading and multi-core processing have been shown to be powerful approaches for boosting a system performance by taking advantage of parallelism in applications. This paper presents a processor design by unifying RISC and multithreading DSP for the sophisticated multimedia applications with advanced standards such as H.264. The proposed design not only minimizes integration costs for embedded multithreading/multi-core design by independent coherent threads, but also reduces the memory bandwidth requirements by one-stop streaming buffer and a very fast data exchange mechanism. With the proposed techniques and appropriate programming model, we can achieve 78% reduction of memory bandwidth and 89% reduction of processing time in H.264 video encoding, compared to traditional single stream micro-processor.