A method for obtaining digital signatures and public-key cryptosystems
Communications of the ACM
Design for Test: For Digital Integrated Circuits
Design for Test: For Digital Integrated Circuits
A Hardware Random Number Generator
CHES '02 Revised Papers from the 4th International Workshop on Cryptographic Hardware and Embedded Systems
Towards Securing 3G Mobile Phones
ICON '01 Proceedings of the 9th IEEE International Conference on Networks
Wireless Security Is Different
Computer
Securing Mobile Appliances: New Challenges for the System Designer
DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Local Authentication with Bluetooth enabled Mobile Devices
ICAS-ICNS '05 Proceedings of the Joint International Conference on Autonomic and Autonomous Systems and International Conference on Networking and Services
Scan Based Side Channel Attack on Dedicated Hardware Implementations of Data Encryption Standard
ITC '04 Proceedings of the International Test Conference on International Test Conference
UMTS security: system architecture and hardware implementation: Research Articles
Wireless Communications & Mobile Computing
Cache attacks and countermeasures: the case of AES
CT-RSA'06 Proceedings of the 2006 The Cryptographers' Track at the RSA conference on Topics in Cryptology
JTAG Security System Based on Credentials
Journal of Electronic Testing: Theory and Applications
ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Hi-index | 0.00 |
A platform independent security architecture for use in Multi-Processor System-on-Chip integrated circuits, primarily oriented for mobile phones and handheld devices, is presented. The suggested architecture provides an enhanced security protection scheme for use in smartphones, PDA's, as well as other similar systems. Sensitive data storage facilities, cryptographic engines, and physical protection mechanisms such as debug port access control are presented and described in detail. The proposed secure architecture has been incorporated as a part of an application processor which in turn is embedded in a number of smartphone and handheld products. System operation is discussed and hardware realization and experimental results of the proposed architecture are described.