Explicit data organization SIMD instruction set architecture for media processors

Authors:
Chunyue Liu;Xing Qin;Xiaolang Yan
Affiliations:
Institute of VLSI Design, Zhejiang University, Hangzhou, China;Institute of VLSI Design, Zhejiang University, Hangzhou, China;Institute of VLSI Design, Zhejiang University, Hangzhou, China
Venue:
PDCN'07 Proceedings of the 25th conference on Proceedings of the 25th IASTED International Multi-Conference: parallel and distributed computing and networks
Year:
2007

Citing 7
Cited 0

Decoupled access/execute computer architectures

ACM Transactions on Computer Systems (TOCS)
Implementation and Evaluation of the Complex Streamed Instruction Set

Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques
Design and characterization of the Berkeley multimedia workload

Multimedia Systems
The Imagine Stream Processor

ICCD '02 Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02)
Architecture and compiler design issues in programmable media processors

Architecture and compiler design issues in programmable media processors
Bottlenecks in Multimedia Processing with SIMD Style Extensions and Architectural Enhancements

IEEE Transactions on Computers
An innovative low-power high-performance programmable signal processor for digital communications

IBM Journal of Research and Development

Quantified Score

Hi-index	0.00

Visualization

Abstract

An Explicit Data Organization (EDO-SIMD) instruction set architecture (ISA) is proposed in this paper to reduce the data organization overhead of SIMD (Single Instruction Multiple Data) for media processors. It explicitly describes the data organization information in instruction words and merges the data organization with computation and store operation. An implementation of EDO-SIMD ISA based on a baseline SIMD processor is described and cycle accurate simulator for evaluation is designed. Simulation results show that, relative to the baseline SIMD architecture, EDO-SIMD ISA can achieve 1.34 to 1.40 speedups for the benchmark of real time H.264/AVC decoder and reduce 17.7% of the code size with only 0.49% increase in hardware area.