Hardware simulation of an adaptive control algorithm

Authors:
Shouling He;Xuping Xu
Affiliations:
Department of Electrical, Computer and Software Engineering, Pen State Erie, The Behrend College, Erie, PA;Department of Electrical, Computer and Software Engineering, Pen State Erie, The Behrend College, Erie, PA
Venue:
MOAS'07 Proceedings of the 18th conference on Proceedings of the 18th IASTED International Conference: modelling and simulation
Year:
2007

Citing 4
Cited 0

Computer-controlled systems (3rd ed.)

Computer-controlled systems (3rd ed.)
Neural network design

Neural network design
Reconfigurable computing: what, why, and implications for design automation

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
The hierarchical expert tuning of PID controllers using tools ofsoft computing

IEEE Transactions on Systems, Man, and Cybernetics, Part B: Cybernetics

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper describes the parallel hardware simulation of an adaptive control algorithm. Currently, many modern control systems are designed based on mathematical models. The developed algorithms normally work well in software simulation. However, when implemented into a real-world system, some algorithms appear vulnerable to external disturbance and model imperfection. In this paper, we introduce a hardware-in-the-loop simulation. The simulation test bed, consisting of a Spartan II FPGA board and a PIC 18F452 microcontroller, is coimplemented using both hardware and software and run in a real-time environment. Simulation result demonstrates the effectiveness of the real-time test bed to evaluate an ADALINE based adaptive control algorithm. Further, it can show some problems in physical implementation of the algorithm.