A Hardware Preemptive Multitasking Mechanism Based on Scan-path Register Structure for FPGA-based Reconfigurable Systems

Authors:
S. Jovanovic;C. Tanougast;S. Weber
Affiliations:
Université Henri Poincaré, LIEN, 54506 Vandoeuvre lès Nancy, France;Université Henri Poincaré, LIEN, 54506 Vandoeuvre lès Nancy, France;Université Henri Poincaré, LIEN, 54506 Vandoeuvre lès Nancy, France
Venue:
AHS '07 Proceedings of the Second NASA/ESA Conference on Adaptive Hardware and Systems
Year:
2007

Citing 0
Cited 4

Schedulability analysis of preemptive and nonpreemptive EDF on partial runtime-reconfigurable FPGAs

ACM Transactions on Design Automation of Electronic Systems (TODAES)
A Preemption Algorithm for a Multitasking Environment on Dynamically Reconfigurable Processor

ARC '08 Proceedings of the 4th international workshop on Reconfigurable Computing: Architectures, Tools and Applications
Hardware-based synchronization framework for heterogeneous RISC/coprocessor architectures

SAMOS'09 Proceedings of the 9th international conference on Systems, architectures, modeling and simulation
HTR: on-chip hardware task relocation for partially reconfigurable FPGAs

ARC'13 Proceedings of the 9th international conference on Reconfigurable Computing: architectures, tools, and applications

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this work, applications involving a radiation reconfigurable antenna are presented and discussed. The antenna is capable of reconfiguring its radiation pattern from broadside to endfire over a common impedance bandwidth. After outlining the operation ...