Minimum Universal Logic Module Sequential Circuits with Decoders

Authors:
R. P. Voith
Affiliations:
Department of Electrical Engineering, University of Toledo
Venue:
IEEE Transactions on Computers
Year:
1977

Citing 4
Cited 0

A Synthesis Technique for Binary Input-Binary Output Synchronous Sequential Moore Machines

IEEE Transactions on Computers
Uniform Decomposition of Incompletely Specified Sequential Machines

IEEE Transactions on Computers
Delayed Universal Logic Modules and Sequential Machine Synthesis

IEEE Transactions on Computers
Iteratively Realized Sequential Circuits

IEEE Transactions on Computers

Quantified Score

Hi-index	14.98

Visualization

Abstract

Universal logic modules of n variables (ULM-n) can be used to synthesize sequential machines. It has been shown that any machine can be realized using delayed ULM's and OR gates. Addition of an n -to-2n decoder allows minimization of the number of ULM's necessary.