A Microprocessor-Based Office Image Processing System

Authors:
L. M. Ni;K. Y. Wong;D. T. Lee;R. K. Poon
Affiliations:
Department of Computer Science, Michigan State University;-;-;-
Venue:
IEEE Transactions on Computers
Year:
1982

Citing 8
Cited 0

A Flexible Image Processor Using Array Elements

CAW '80 The Papers of the Fifth Workshop on Computer Architecture for Non-Numeric Processing
Throughput analysis and configuration design of a shared-resource multiprocessor system: PUMPS

ISCA '81 Proceedings of the 8th annual symposium on Computer Architecture
Architecture of an Experimental Office System: the Soft Display Word Processor

Computer
Parallel Image Processing

IEEE Transactions on Computers
Design of a Raster Display Processor for Office Applications

IEEE Transactions on Computers
Design of a Massively Parallel Processor

IEEE Transactions on Computers
A Parallel Picture Processing Machine

IEEE Transactions on Computers
Interactive Computer Graphics: Flying High-Part I

Computer

Quantified Score

Hi-index	14.98

Visualization

Abstract

This paper presents a multiprocessor system architecture and the scheduling policies of the processors which can off-load a host computer in the image processing of office documents. The objective of this system is to provide extensive image processing capabilities at minimum cost and with an acceptable interactive response time. Multiprocessor system architecture, image partitioning strategies, image processing algorithm characteristics, performance modeling, and processor scheduling policies are investigated. A prototype multiprocessor image processing system has been built at the IBM San Jose Research Laboratory.