Strategies for Managing the Register File in RISC

Authors:
Y. Tamir;C. H. Sequin
Affiliations:
Computer Science Division, Department of Electrical Engineering and Computer Sciences, University of California;-
Venue:
IEEE Transactions on Computers
Year:
1983

Citing 6
Cited 0

The C programming language

The C programming language
Cache Memories

ACM Computing Surveys (CSUR)
A portable compiler: theory and practice

POPL '78 Proceedings of the 5th ACM SIGACT-SIGPLAN symposium on Principles of programming languages
RISC I: A Reduced Instruction Set VLSI Computer

ISCA '81 Proceedings of the 8th annual symposium on Computer Architecture
A VLSI RISC

Computer
A study of replacement algorithms for a virtual-storage computer

IBM Systems Journal

Quantified Score

Hi-index	14.98

Visualization

Abstract

The RISC (reduced instruction set computer) architecture attempts to achieve high performance without resorting to complex instructions and irregular pipelining schemes. One of the novel features of this architecture is a large register file which is used to minimize the overhead involved in procedure calls and returns. This paper investigates several strategies for managing this register file. The costs of practical strategies are compared with a lower bound on this management overhead, obtained from a theoretical optimal strategy, for several register file sizes.