ARM MPCore; The streamlined and scalable ARM11 processor core

Authors:
Kazuyuki Hirata;John Goodacre
Affiliations:
Business development, ARM K.K., Yokohama, Japan. Tel: +81-45-477-5173, Fax: +81-45-477-5261, e-mail:;Processor product marketing, ARM, Cambridge, UK. Tel: +44-1223-400902, Fax: +44-1223-400410, e-mail:
Venue:
ASP-DAC '07 Proceedings of the 2007 Asia and South Pacific Design Automation Conference
Year:
2007

Citing 0
Cited 5

Reducing the abstraction and optimality gaps in the allocation and scheduling for variable voltage/frequency MPSoC platforms

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
A framework for automatic parallelization, static and dynamic memory optimization in MPSoC platforms

Proceedings of the 47th Design Automation Conference
A synergetic operating unit on NoC layer for CMP system

International Journal of High Performance Systems Architecture
Exploring parallelization techniques based on OpenMP in H.264/AVC encoder for embedded multi-core processor

Journal of Systems Architecture: the EUROMICRO Journal
Power-aware dynamic memory management on many-core platforms utilizing DVFS

ACM Transactions on Embedded Computing Systems (TECS) - Special Section on ESTIMedia'10

Quantified Score

Hi-index	0.00

Visualization

Abstract

The required processing performance of embedded processor core is getting higher and higher without increasing power consumption dramatically. In same time, large SoC design has more risk of re-spin and long design time due to the complexity and difficulty of verification. ARM offers multi core solution to overcome such a situation over various applications.