A synergetic operating unit on NoC layer for CMP system

Authors:
Xiongli Gu;Peng Liu;Zhiyuan Xu;Bingjie Xia;Cheng Li;Qingdong Yao;Ce Shi
Affiliations:
Department of Information Science and Electronic Engineering, Zhejiang University, Hangzhou 310027, China.;Department of Information Science and Electronic Engineering, Zhejiang University, Hangzhou 310027, China.;Department of Information Science and Electronic Engineering, Zhejiang University, Hangzhou 310027, China.;Department of Information Science and Electronic Engineering, Zhejiang University, Hangzhou 310027, China.;Department of Information Science and Electronic Engineering, Zhejiang University, Hangzhou 310027, China.;Department of Information Science and Electronic Engineering, Zhejiang University, Hangzhou 310027, China.;Department of Information Science and Electronic Engineering, Zhejiang University, Hangzhou 310027, China
Venue:
International Journal of High Performance Systems Architecture
Year:
2010

Citing 10
Cited 0

Fast fourier transforms: a tutorial review and a state of the art

Signal Processing
Overview of the MPSoC design challenge

Proceedings of the 43rd annual Design Automation Conference
Introduction to the cell multiprocessor

IBM Journal of Research and Development - POWER5 and packaging
Parallel Processing with Large-Grain Data Flow Techniques

Computer
ARM MPCore; The streamlined and scalable ARM11 processor core

ASP-DAC '07 Proceedings of the 2007 Asia and South Pacific Design Automation Conference
Revisiting the Sequential Programming Model for the Multicore Era

IEEE Micro
Anatomy of a Portable Digital Mediaprocessor

IEEE Micro
MPA: Parallelizing an Application onto a Multicore Platform Made Easy

IEEE Micro
A networks-on-chip architecture design space exploration - The LIB

Computers and Electrical Engineering
Parallel programming models for a multiprocessor SoC platform applied to networking and multimedia

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Coarse grain data flow graph (CGDFG) model based on message passing mechanism guides the parallel programming for the chip multiprocessor (CMP) system with distributed memory in our work. Parallel threads are exploited, encapsulated in objects and mapped onto the different processors according to the CGDFG principles. Efficient scheduling and synchronisation mechanisms with lower overhead are needed to maintain the processors running objects concurrently and synchronously. A hardware/software approach – synergetic operating unit (SOU) is proposed in this paper to manage the object scheduling and synchronisation for the lightweight CMP system. Compared with the original software approach this solution reduces the run-time object scheduling and synchronisation overhead effectively, thereby, meeting the requirements of running hard real-time applications. The hardware synergetic operating unit is situated in the link/network layer of networks-on-chip (NoC), which takes up about 14.5% area of the NoC and can run at a clock rate of 1,176 MHz (TSMC90 CMOS process technology). These two points make the SOU module to be easily integrated as a sub net of the NoC for CMP system.