A Current-based Method for Short Circuit Power Calculation under Noisy Input Waveforms

Authors:
Hanif Fatemi;Shahin Nazarian;Massoud Pedram
Affiliations:
EE-Systems Dept., University of Southern California, Los Angeles, CA 90089. fatemi@usc.edu;EE-Systems Dept., University of Southern California, Los Angeles, CA 90089. shahin@usc.edu;EE-Systems Dept., University of Southern California, Los Angeles, CA 90089. pedram@usc.edu
Venue:
ASP-DAC '07 Proceedings of the 2007 Asia and South Pacific Design Automation Conference
Year:
2007

Citing 0
Cited 5

Power optimal MTCMOS repeater insertion for global buses

ISLPED '07 Proceedings of the 2007 international symposium on Low power electronics and design
Timing-driven row-based power gating

ISLPED '07 Proceedings of the 2007 international symposium on Low power electronics and design
A "true" electrical cell model for timing, noise, and power grid verification

Proceedings of the 45th annual Design Automation Conference
Accurate timing and noise analysis of combinational and sequential logic cells using current source modeling

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Current source modeling for power and timing analysis at different supply voltages

DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

An accurate model is presented to calculate the short circuit energy dissipation of logic cells. The short circuit current is highly dependent on the input and output voltage values. Therefore the actual shape of the voltage signal waveforms at the input and output of the cell should be considered in order to precisely calculate the short circuit energy dissipation. Previous approaches such as the approximation of the crosstalk induced noisy waveforms with saturated ramps can lead to short circuit energy estimation errors as high as an order of magnitude for a minimum sized inverter. To resolve this shortcoming, a current-based logic cell model is utilized, which constructs the output voltage waveform for a given noisy input waveform. The input and output voltage waveforms are then used to calculate the short circuit current, and hence, short circuit energy dissipation. A characterization process is executed for each logic cell in the standard cell library to model the relevant electrical parameters e.g., the parasitic capacitances and nonlinear current sources. Additionally, our model is capable of calculating the short circuit energy dissipation caused by glitches in VLSI circuits, which in some cases can be a key contributor to the total circuit energy dissipation. Experimental results show an average error ofabout 1% and a maximum error of 3% compared to SPICE for different types of logic cells under noisy input waveforms including glitches while the runtime speedup is up to a factor of 16,000.