Parallel Memory Architecture for Arbitrary Stride Accesses

• Authors:

• E. Aho;J. Vanne;T. D. Hamalainen

• Affiliations:

• -;-;-

• Venue:
• DDECS '06 Proceedings of the 2006 IEEE Design and Diagnostics of Electronic Circuits and systems
• Year:
• 2006