Introduction to the cell broadband engine architecture

Authors:
C. R. Johns;D. A. Brokenshire
Affiliations:
IBM Systems and Technology Group, Austin, Texas;IBM Systems and Technology Group, Austin, Texas
Venue:
IBM Journal of Research and Development
Year:
2007

Citing 1
Cited 22

Introduction to the cell multiprocessor

IBM Journal of Research and Development - POWER5 and packaging

Accelerating computing with the cell broadband engine processor

Proceedings of the 5th conference on Computing frontiers
Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks

ISCA '08 Proceedings of the 35th Annual International Symposium on Computer Architecture
Parallel Lattice Boltzmann Flow Simulation on Emerging Multi-core Platforms

Euro-Par '08 Proceedings of the 14th international Euro-Par conference on Parallel Processing
Petascale computing with accelerators

Proceedings of the 14th ACM SIGPLAN symposium on Principles and practice of parallel programming
Programming the Linpack benchmark for the IBM PowerXCell 8i processor

Scientific Programming - High Performance Computing with the Cell Broadband Engine
Model-guided autotuning of high-productivity languages for petascale computing

Proceedings of the 18th ACM international symposium on High performance distributed computing
Adaptive Fault Tolerance for Scalable Cluster Computing in Space

International Journal of High Performance Computing Applications
Parallel catastrophe modelling on a cell processor

CASCON '09 Proceedings of the 2009 Conference of the Center for Advanced Studies on Collaborative Research
Models for generating locality-tuned traveling threads for a hierarchical multi-level heterogeneous multicore

Proceedings of the 7th ACM international conference on Computing frontiers
Programming the Linpack benchmark for Roadrunner

IBM Journal of Research and Development
Exploiting fine-grained parallelism on cell processors

Euro-Par'10 Proceedings of the 16th international Euro-Par conference on Parallel processing: Part II
OpenCL and parallel primitives for digital TV applications

IBM Journal of Research and Development
Improving scalability and maintenance of software for high-performance scientific computing by combining MDE and frameworks

Proceedings of the 14th international conference on Model driven engineering languages and systems
SGL: towards a bridging model for heterogeneous hierarchical platforms

International Journal of High Performance Computing and Networking
MDE4HPC: an approach for using model-driven engineering in high-performance computing

SDL'11 Proceedings of the 15th international conference on Integrating System and Software Modeling
Fine-grain parallelism using multi-core, Cell/BE, and GPU Systems

Parallel Computing
Optimizing linpack benchmark on GPU-accelerated petascale supercomputer

Journal of Computer Science and Technology - Special issue on Community Analysis and Information Recommendation
A transactional runtime system for the Cell/BE architecture

Journal of Parallel and Distributed Computing
Accelerated parallel genetic programming tree evaluation with OpenCL

Journal of Parallel and Distributed Computing
SPM-aware scheduling for nested loops in CMP systems

ACM SIGBED Review - Special Issue on the Work-in-Progress (WiP) session of the 33rd IEEE Real-Time Systems Symposium (RTSS'12)
Traffic steering between a low-latency unswitched TL ring and a high-throughput switched on-chip interconnect

PACT '13 Proceedings of the 22nd international conference on Parallel architectures and compilation techniques
Energy-efficient multithreading for a hierarchical heterogeneous multicore through locality-cognizant thread generation

Journal of Parallel and Distributed Computing

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper provides an overview of the Cell Broadband Engine™ Architecture (CBEA). The CBEA defines a revolutionary extension to a more conventional processor organization and serves as the basis for the development of microprocessors targeted at the computer entertainment, multimedia, and real-time market segments. In this paper, the organization of the architecture is described, as well as the instruction set, commands, and facilities defined in the architecture. In many cases, the motivation for these facilities is explained and examples are provided to illustrate their intended use. In addition, this paper introduces the Software Development Kit and the software standards for a CBEA-compliant processor.