Implementing a new architecture of wavelet packet transform on FPGA

Authors:
Mohsen Amiri Farahani;Mohammad Eshghi
Affiliations:
Department of Electrical and Computer Engineering Faculty, Shahid Beheshti University, Tehran, Iran;Department of Electrical and Computer Engineering Faculty, Shahid Beheshti University, Tehran, Iran
Venue:
AMTA'07 Proceedings of the 8th WSEAS international conference on Acoustics & music: theory & applications
Year:
2007

Citing 4
Cited 2

A Theory for Multiresolution Signal Decomposition: The Wavelet Representation

IEEE Transactions on Pattern Analysis and Machine Intelligence
Architecture for Wavelet Packet Transform with Best Tree Searching

ASAP '00 Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures, and Processors
A Real Time, Low Latency, FPGA Implementation of the 2-D Discrete Wavelet Transformation for Streaming Image Applications

DSD '03 Proceedings of the Euromicro Symposium on Digital Systems Design
Handling borders in systolic architectures for the 1-D discretewavelet transform for perfect reconstruction

IEEE Transactions on Signal Processing

Reconfigurable architecture for VLSI 9/7-5/3 wavelet filter

WSEAS Transactions on Circuits and Systems
Multiplierless, reconfigurable folded architecture for VLSI wavelet filter

WSEAS Transactions on Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, a new design of the Discrete Wavelet Packet Transform with efficient hardware acceleration is implemented. This design works based on the word serial pipeline architecture and the parallel filter processing. For accelerating in the Discrete Wavelet Packet Transform, a high-pass filter and a low-pass filter are used concurrently in each level. Using parallel filters makes possible that this design works two times faster than the design introduced in [10]. This architecture is implemented using internal multipliers of the FPGA and results of these implementations for the different filter lengths are presented. The AT 2 figure of merit for the implemented architecture relative to the architecture presented in [10] is smaller than 0.5. This high speed architecture is suitable for on-line applications and can be implemented for the Direct Wavelet Packet Transform with any levels of tree.