System architecture directions for networked sensors
ASPLOS IX Proceedings of the ninth international conference on Architectural support for programming languages and operating systems
On the need for system-level support for ad hoc and sensor networks
ACM SIGOPS Operating Systems Review
Maté: a tiny virtual machine for sensor networks
Proceedings of the 10th international conference on Architectural support for programming languages and operating systems
Simulating the power consumption of large-scale sensor network applications
SenSys '04 Proceedings of the 2nd international conference on Embedded networked sensor systems
A dynamic operating system for sensor nodes
Proceedings of the 3rd international conference on Mobile systems, applications, and services
VMSTAR: synthesizing scalable runtime environments for sensor networks
Proceedings of the 3rd international conference on Embedded networked sensor systems
Middleware: Middleware Challenges and Approaches for Wireless Sensor Networks
IEEE Distributed Systems Online
Avrora: scalable sensor network simulation with precise timing
IPSN '05 Proceedings of the 4th international symposium on Information processing in sensor networks
Towards a Low Power Virtual Machine forWireless Sensor Network Motes
FCST '06 Proceedings of the Japan-China Joint Workshop on Frontier of Computer Science and Technology
NSDI'05 Proceedings of the 2nd conference on Symposium on Networked Systems Design & Implementation - Volume 2
| Hi-index | 0.00 |
Virtual Machines (VMs) have been proposed as an efficient programming model for Wireless Sensor Network (WSN) devices. However, the processing overhead required for VM execution has a significant impact on the power consumption and battery lifetime of these devices. This paper describes the design of a hardware accelerator for Maté, a VM running on TinyOS. While faster execution speed is not important in the WSN applications, reduction in the number of clock cycles for performing the same task results in the lower duty cycle, which in turn saves the power consumption. With the dedicated data path, it is expected that the numbers of clock cycles can be reduced by one to two orders of magnitude compared to the software implementation of Maté.