A low level real-time vision system using specific computing architectures

Authors:
Eduardo Ros;Javier Diaz;Suhail M. I. Odeh;Antonio Cañas
Affiliations:
Department of Computer Architecture and Technology, University of Granada, Spain;Department of Computer Architecture and Technology, University of Granada, Spain;Department of Computer Architecture and Technology, University of Granada, Spain;Department of Computer Architecture and Technology, University of Granada, Spain
Venue:
ISCGAV'06 Proceedings of the 6th WSEAS International Conference on Signal Processing, Computational Geometry & Artificial Vision
Year:
2006

Citing 8
Cited 1

Improved Accuracy in Gradient-Based Optical Flow Estimation

International Journal of Computer Vision
Real-time stereo vision on the PARTS reconfigurable computer

FCCM '97 Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines
Real-Time Implementation of an Optical Flow Algorithm

ICPR '02 Proceedings of the 16 th International Conference on Pattern Recognition (ICPR'02) Volume 4 - Volume 4
An explicit and compact coding of geometric and structural image information applied to stereo processing

Pattern Recognition Letters
Hardware implementation of optical flow constraint equation using FPGAs

Computer Vision and Image Understanding
Motion-Driven Segmentation by Competitive Neural Processing

Neural Processing Letters
Reconfigurable hardware implementation of a phase-correlation stereoalgorithm

Machine Vision and Applications
FPGA-based real-time optical-flow system

IEEE Transactions on Circuits and Systems for Video Technology

Bio-inspired visual information processing: the neuromorphic approach

WSEAS Transactions on Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this work we present a vision system that includes circuits to compute different modalities in parallel, such as local image features (magnitude, phase and orientation), motion and stereo vision. This becomes possible by efficiently using the massive parallel computing resources of FPGA devices. The paper briefly describes the complete system and discusses the hardware consumption and performance of each visual modality. Finally, the work highlights that huge amount of data produced by such a system and the necessity of on-chip integration mechanisms.