Novel hardware-based approaches for intrusion detection

Authors:
Slobodan Bojanic;Vladimir Milovanovic;Zorana Bankovic;Carlos Carerras;Octavio Nieto-Taladriz
Affiliations:
Department of Electronic Engineering, ETSI de Telecomunicación Technical University of Madrid, Madrid, Spain;Department of Electronics, Faculty of Electrical Engineering, University of Belgrade, Aleksandra, Beograd, Serbia and Montenegro;Department of Electronics, Faculty of Electrical Engineering, University of Belgrade, Aleksandra, Beograd, Serbia, Montenegro;Department of Electronic Engineering, ETSI de Telecomunicación Technical University of Madrid, Madrid, Spain;Department of Electronic Engineering, ETSI de Telecomunicación Technical University of Madrid, Madrid, Spain
Venue:
ICCOM'05 Proceedings of the 9th WSEAS International Conference on Communications
Year:
2005

Citing 6
Cited 0

Genetic programming (videotape): the movie

Genetic programming (videotape): the movie
The 1999 DARPA off-line intrusion detection evaluation

Computer Networks: The International Journal of Computer and Telecommunications Networking - Special issue on recent advances in intrusion detection systems
A Massively Parallel Architecture for Linear Machine Code Genetic Programming

ICES '01 Proceedings of the 4th International Conference on Evolvable Systems: From Biology to Hardware
An Application of Machine Learning to Network Intrusion Detection

ACSAC '99 Proceedings of the 15th Annual Computer Security Applications Conference
Intrusion Detection: A Bioinformatics Approach

ACSAC '03 Proceedings of the 19th Annual Computer Security Applications Conference
Closing the Gap: CPU and FPGA Trends in Sustainable Floating-Point BLAS Performance

FCCM '04 Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper we present novel approaches in hardware deployment for intrusion detection systems (IDS). As far as we know there are no published FPGA implementations of genetic programming and bioinformatics algorithms used for IDS. It is shown in the paper that the use of hardware can efficiently exploit the inherent parallelism of algorithms and reach Gigabit data processing rates that are required for current communications. Each processing unit can be replicated many times on deployed FPGA device and in dependence of the capacity of the device, almost proportionally increase the throughput performance.