Property Specification and Static Verification of UML Models

Authors:
Igor Siveroni;Andrea Zisman;George Spanoudakis
Affiliations:
-;-;-
Venue:
ARES '08 Proceedings of the 2008 Third International Conference on Availability, Reliability and Security
Year:
2008

Citing 0
Cited 3

Formal Verification and Validation of UML 2.0 Sequence Diagrams using Source and Destination of Messages

Electronic Notes in Theoretical Computer Science (ENTCS)
Automated security hardening for evolving UML models

Proceedings of the 33rd International Conference on Software Engineering
A formal verification framework for SysML activity diagrams

Expert Systems with Applications: An International Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

We present a Static Verification Tool (SVT), a system that performs static verification on UML models composed of UML class and state machine diagrams. Additionally, the SVT allows the user to add extra behavior specification in the form of guards and effects by defining a small action language. UML models are checked against properties written in a special-purpose property language that allows the user to specify linear temporal logic formulas that explicitly reason about UML components. Thus, the SVT provides a strong foundation for the design of reliable systems and a step towards model-driven security.