The adaptive transactional memory test platform: a tool for experimenting with transactional code for rock (poster)

Authors:
Mark Moir;Kevin Moore;Dan Nussbaum
Affiliations:
Sun Microsystems Laboratories, Burlington, MA, USA;Sun Microsystems Laboratories, Menlo Park, CA, USA;Sun Microsystems Laboratories, Burlington, MA, USA
Venue:
Proceedings of the twentieth annual symposium on Parallelism in algorithms and architectures
Year:
2008

Citing 0
Cited 6

Optimistic parallelization support for event stream processing systems

Proceedings of the 5th Middleware doctoral symposium
Maximum benefit from a minimal HTM

Proceedings of the 14th international conference on Architectural support for programming languages and operating systems
Using data structure knowledge for efficient lock generation and strong atomicity

Proceedings of the 15th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming
Automatic atomic region identification in shared memory SPMD programs

Proceedings of the ACM international conference on Object oriented programming systems languages and applications
On the analytical modeling of concurrency control algorithms for Software Transactional Memories: The case of Commit-Time-Locking

Performance Evaluation
IBM Blue Gene/Q memory subsystem with speculative execution and transactional memory

IBM Journal of Research and Development

Quantified Score

Hi-index	0.00

Visualization

Abstract

Sun has recently announced that its forthcoming multicore processor, code-named Rock, will support a form of hardware transactional memory (HTM). Our poster describes this feature, and presents the Adaptive Transactional Memory Test Platform (ATMTP)---a simulator we have developed that allows us and others to experiment with code that uses it, as well as the results of some preliminary experiments conducted using ATMTP.