Ased: availability, security, and debugging support usingtransactional memory

Authors:
JaeWoong Chung;Woongki Baek;Nathan Grasso Bronson;Jiwon Seo;Christos Kozyrakis;Kunle Olukotun
Affiliations:
Stanford University, Stanford, CA, USA;Stanford University, Stanford, CA, USA;Stanford University, Stanford, CA, USA;Stanford University, Stanford, CA, USA;Stanford University, Stanford, CA, USA;Stanford University, Stanford, CA, USA
Venue:
Proceedings of the twentieth annual symposium on Parallelism in algorithms and architectures
Year:
2008

Citing 1
Cited 1

Transactional Memory Coherence and Consistency

Proceedings of the 31st annual international symposium on Computer architecture

Monitoring data structures using hardware transactional memory

RV'11 Proceedings of the Second international conference on Runtime verification

Quantified Score

Hi-index	0.00

Visualization

Abstract

We propose ASeD that uses the hardware resources of transactional memory systems for non transactional memory purpose. We show that the hardware components for register checkpointing, data versioning, and conflict detection can be reused as basic building blocks for reliability, security, and debugging support.