Thousand-Core Chips

Authors:
David Yeh;Li-Shiuan Peh;Shekhar Borkar;John Darringer;Anant Agarwal;Wen-mei Hwu
Affiliations:
Texas Instruments;Princeton University;Intel;IBM;Massachusetts Institute of Technology and Tilera;University of Illinois at Urbana-Champaign
Venue:
IEEE Design & Test
Year:
2008

Citing 0
Cited 3

Robust non-preemptive hard real-time scheduling for clustered multicore platforms

Proceedings of the Conference on Design, Automation and Test in Europe
COREMU: a scalable and portable parallel full-system emulator

Proceedings of the 16th ACM symposium on Principles and practice of parallel programming
Fine-grained hardware/software methodology for process migration in MPSoCs

Proceedings of the International Conference on Computer-Aided Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

The 2007 Design Automation Conference (DAC) had a special session entitled "1000 Core Chips," which was organized by Radu Marculescu (Carnegie Mellon University) and Li-Shiuan Peh (Princeton University). This session examined some of the ramifications of multicore chip design from four perspectives: technology, architecture, programming, and design automation. In this roundtable, held immediately following the conference session, the presenters expounded on the future of multicore chips with respect to education, programming languages, operating systems, and design automation.