An optimal low-power/high performance DDP-based Cobra-H64 cipher

  • Authors:
  • A. Rjoub;M. Musameh;O. Koufopavlou

  • Affiliations:
  • Jordan University of Science and Technology and Patras University, Rio;Jordan University of Science and Technology and Patras University, Rio;Jordan University of Science and Technology and Patras University, Rio

  • Venue:
  • Proceedings of the 3rd international conference on Mobile multimedia communications
  • Year:
  • 2007

Quantified Score

Hi-index 0.00

Visualization

Abstract

A new layout design for a data dependent permutation (DDP)-Cobra H64-bit cipher optimized for low-power and high speed operation is presented in this paper. The layout is characterized as a design for mobile and handheld equipment. The design achieves low power consumption by using low power logic gates in layout level. Through the technique of pipelining in the internal rounding blocks of the Cobra cipher and an increase in the frequency of the circuit from 90MHz to 140MHz, the design achieves increased speed and performance, resulting in throughput ranging from 5.5 Gbps to 8.4 Gbps. Simulation results based on the layout level have confirmed the validity of the proposed technique, as well as confirmed that low power, speed and performance can be optimized through design at the layout level.