Periodic steady-state analysis augmented with design equality constraints

Authors:
Igor Vytyaz;Pavan Kumar Hanumolu;Un-Ku Moon;Kartikeya Mayaram
Affiliations:
Oregon State University, Corvallis, Oregon;Oregon State University, Corvallis, Oregon;Oregon State University, Corvallis, Oregon;Oregon State University, Corvallis, Oregon
Venue:
Proceedings of the conference on Design, automation and test in Europe
Year:
2008

Citing 4
Cited 2

Distortion Analysis of Analog Integrated Circuits

Distortion Analysis of Analog Integrated Circuits
Steady-state analysis of voltage and current controlled oscillators

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Parameter finding methods for oscillators with a specified oscillation frequency

Proceedings of the 44th annual Design Automation Conference
Design of Analog CMOS Integrated Circuits

Design of Analog CMOS Integrated Circuits

Automated design and optimization of low-noise oscillators

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
QuickYield: an efficient global-search based parametric yield estimation with performance constraints

Proceedings of the 47th Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

A design-oriented periodic steady-state analysis is presented in this paper. The new analysis finds the values of circuit parameters that result in a desired circuit performance specified by a set of equality constraints. This is done by including the design equality constraints and the circuit parameters directly in the steady-state analysis as additional equations and unknowns. A time-domain finite difference method and the numerical implementation for the proposed analysis are described. Several examples demonstrate that the new analysis accurately and efficiently tunes circuit parameters that conform to a wide range of design specifications.