The performance of pollution control victim cache for embedded systems

Authors:
Giancarlo C. Heck;Roberto A. Hexsel
Affiliations:
Universidade Federal do Paraná (UFPR), Curitiba, Brazil;Universidade Federal do Paraná (UFPR), Curitiba, Brazil
Venue:
Proceedings of the 21st annual symposium on Integrated circuits and system design
Year:
2008

Citing 13
Cited 1

Instruction Issue Logic for High-Performance, Interruptible, Multiple Functional Unit, Pipelined Computers

IEEE Transactions on Computers
Complexity/performance tradeoffs with non-blocking loads

ISCA '94 Proceedings of the 21st annual international symposium on Computer architecture
Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers

ISCA '90 Proceedings of the 17th annual international symposium on Computer Architecture
Locality vs. criticality

ISCA '01 Proceedings of the 28th annual international symposium on Computer architecture
Slack: maximizing performance under technological constraints

ISCA '02 Proceedings of the 29th annual international symposium on Computer architecture
SimpleScalar: An Infrastructure for Computer System Modeling

Computer
Pollution control caching

ICCD '95 Proceedings of the 1995 International Conference on Computer Design: VLSI in Computers and Processors
Lockup-free instruction fetch/prefetch cache organization

ISCA '81 Proceedings of the 8th annual symposium on Computer Architecture
Design and performance evaluation of a cache assist to implement selective caching

ICCD '97 Proceedings of the 1997 International Conference on Computer Design (ICCD '97)
The Non-Critical Buffer: Using Load Latency Tolerance to Improve Data Cache Efficiency

ICCD '99 Proceedings of the 1999 IEEE International Conference on Computer Design
Non-vital Loads

HPCA '02 Proceedings of the 8th International Symposium on High-Performance Computer Architecture
CommBench-a telecommunications benchmark for network processors

ISPASS '00 Proceedings of the 2000 IEEE International Symposium on Performance Analysis of Systems and Software
Performance Evaluation of Cache Memory Organizations in Embedded Systems

ITNG '07 Proceedings of the International Conference on Information Technology

Energy consumption and execution time estimation of embedded system applications

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper we explore the design space of data caches looking for the combinations of design parameters that produce the best results at the smallest sizes. We introduce a technique named Pollution Control Victim Cache (PCVC) which improves the Pollution Control Cache (PCC), is simpler and performs better. Our simulations were run on the SimpleScalar suite running the Commbench benchmarks. Our results indicate that Victim Caches and Stream Buffers do not perform well in the small systems we simulated. The PCC and our PCVC have shown promising results.