A unified resource management and execution control mechanism for data flow machines
ISCA '87 Proceedings of the 14th annual international symposium on Computer architecture
Limits of control flow on parallelism
ISCA '92 Proceedings of the 19th annual international symposium on Computer architecture
Super-threading: architectural and software mechanisms for optimizing parallel computation
ICS '93 Proceedings of the 7th international conference on Supercomputing
Control of loop parallelism in multithreaded code
PACT '95 Proceedings of the IFIP WG10.3 working conference on Parallel architectures and compilation techniques
Scheduled Dataflow: Execution Paradigm, Architecture, and Performance Evaluation
IEEE Transactions on Computers - Special issue on the parallel architecture and compilation techniques conference
Probability and Statistics with Reliability, Queuing and Computer Science Applications
Probability and Statistics with Reliability, Queuing and Computer Science Applications
Performance of Interconnection Network in Multithreaded Architectures
PARLE '94 Proceedings of the 6th International PARLE Conference on Parallel Architectures and Languages Europe
A Multithreaded Processor Designed for Distributed Shared Memory Systems
APDC '97 Proceedings of the 1997 Advances in Parallel and Distributed Computing Conference (APDC '97)
Closed queueing network models of interacting long-lived TCP flows
IEEE/ACM Transactions on Networking (TON)
Queuing network models for delay analysis of multihop wireless ad hoc networks
Proceedings of the 2006 international conference on Wireless communications and mobile computing
A hybrid closed queuing network model for multi-threaded dataflow architecture
Computers and Electrical Engineering
Closed queueing network model for multi-tier data stream processing center
APWeb'06 Proceedings of the 8th Asia-Pacific Web conference on Frontiers of WWW Research and Development
Performance analysis of reconfigurable processors using MVA analysis
ARC'12 Proceedings of the 8th international conference on Reconfigurable Computing: architectures, tools and applications
Wimpy or brawny cores: A throughput perspective
Journal of Parallel and Distributed Computing
| Hi-index | 0.24 |
In this paper, a closed queuing network model with multiple servers has been proposed to model dataflow in a multi-threaded architecture. Multi-threading is useful in reducing the latency by switching among a set of threads in order to improve the processor utilization. Two sets of processors, synchronization and execution processors exist. Synchronization processors handle load/store operations and execution processors handle arithmetic/logic and control operations. A closed queuing network model is suitable for large number of job arrivals. The normalization constant is derived using a recursive algorithm for the given model. State diagrams are drawn from the closed queuing network model with multiple servers, and the steady-state balance equations are derived from it. Performance measures such as response times and system throughput are derived and plotted against the total number of processors in the closed queuing network model. Other important performance measures like processor utilizations, queue lengths, waiting times and relative utilizations are also derived.