A Hardware/Software Cosimulator with RTOS Supports for Multiprocessor Embedded Systems

Authors:
Takashi Furukawa;Shinya Honda;Hiroyuki Tomiyama;Hiroaki Takada
Affiliations:
Takada Laboratory, Graduate School of Infomation Science, Nagoya University, Nagoya 464-8603, Japan;Takada Laboratory, Graduate School of Infomation Science, Nagoya University, Nagoya 464-8603, Japan;Takada Laboratory, Graduate School of Infomation Science, Nagoya University, Nagoya 464-8603, Japan;Takada Laboratory, Graduate School of Infomation Science, Nagoya University, Nagoya 464-8603, Japan
Venue:
ICESS '07 Proceedings of the 3rd international conference on Embedded Software and Systems
Year:
2007

Citing 5
Cited 1

Operating system based software generation for systems-on-chip

Proceedings of the 37th Annual Design Automation Conference
μITRON for Small-Scale Embedded Systems

IEEE Micro
Automatic Generation of Fast Timed Simulation Models for Operating Systems in SoC Design

Proceedings of the conference on Design, automation and test in Europe
RTOS Modeling for System Level Design

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Cosimulation of ITRON-based embedded software with SystemC

HLDVT '05 Proceedings of the High-Level Design Validation and Test Workshop, 2005. on Tenth IEEE International

System-level development of embedded software

Proceedings of the 2010 Asia and South Pacific Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a hardware/software cosimulator for multiprocessor embedded systems. Our cosimulator consists of multiple software simulators each of which simulates a set of application tasks together with an RTOS running on a processor, multiple hardware simulators and a cosimulation backplane. All of the simulators are executed concurrently with communication. Our cosimulator supports two types of communication; one is based on Remote Procedure Call (RPC), and the other is based on a shared memory on a host computer. Using the cosimulator, we successfully performed cosimulation of an MPEG encoder/decoder system with two processors and some peripheral circuits.