Low-Cost Adaptive Data Prefetching

  • Authors:
  • Luis M. Ramos;José Luis Briz;Pablo E. Ibáñez;Víctor Viñals

  • Affiliations:
  • Dpto. Informática e Ing. de Sistemas, Instituto I3A, U. Zaragoza,;Dpto. Informática e Ing. de Sistemas, Instituto I3A, U. Zaragoza,;Dpto. Informática e Ing. de Sistemas, Instituto I3A, U. Zaragoza,;Dpto. Informática e Ing. de Sistemas, Instituto I3A, U. Zaragoza,

  • Venue:
  • Euro-Par '08 Proceedings of the 14th international Euro-Par conference on Parallel Processing
  • Year:
  • 2008

Quantified Score

Hi-index 0.00

Visualization

Abstract

We explore different prefetch distance-degree combinations and very simple, low-cost adaptive policies on a superscalar core with a high bandwidth, high capacity on-chip memory hierarchy. We show that sequential prefetching aggressiveness can be properly tuned at a very low cost to outperform state-of-the-art hardware data prefetchers and complex filtering mechanisms, avoiding performance losses in hostile applications and keeping the pressure of the prefetching on the cache low, turning it out into a real implementation option for current processors.