Exploitation of instruction-level parallelism for detection of processor execution errors

Authors:
Michael Allen Schuette
Affiliations:
-
Venue:
Exploitation of instruction-level parallelism for detection of processor execution errors
Year:
1991

Citing 0
Cited 2

Instruction scheduling and executable editing

Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture
Instruction path coprocessors

Proceedings of the 27th annual international symposium on Computer architecture

Quantified Score

Hi-index	0.00

Visualization

Abstract