Compacting test vector sets via strategic use of implications
Proceedings of the 2009 International Conference on Computer-Aided Design
| Hi-index | 0.00 |
As digital circuits grow in gate count so does the data volume required for manufacturing test. To address this problem several test compression techniques have been developed. This paper presents a novel and scalable technique for inserting observation points to aid compression by reducing pattern count and data volume. Experimental results presented for industrial circuits demonstrate the effectiveness of the method.