A Transient-Resilient System-on-a-Chip Architecture with Support for On-Chip and Off-Chip TMR

Authors:
Roman Obermaisser;Hubert Kraut;Christian Salloum
Affiliations:
-;-;-
Venue:
EDCC-7 '08 Proceedings of the 2008 Seventh European Dependable Computing Conference
Year:
2008

Citing 0
Cited 2

Fault Resilient Real-Time Design for NoC Architectures

ICCPS '12 Proceedings of the 2012 IEEE/ACM Third International Conference on Cyber-Physical Systems
SpiNNaker: Fault tolerance in a power- and area- constrained large-scale neuromimetic architecture

Parallel Computing

Quantified Score

Hi-index	0.00

Visualization

Abstract

Interaction faults caused by a flawed external system designed by a third party are a major issue faced by interconnected systems. Fault injection is a valuable tool for evaluating the dependability of such scenarios. Several types of errors caused by ...