Design of Optimal Architectures Using Homogeneous Routers for Application Specific Network on Chip

Authors:
Kishore Yalamanchili;Aditya Pasalapudi;Deepak Majeti;Sunitha V
Affiliations:
-;-;-;-
Venue:
ICETET '08 Proceedings of the 2008 First International Conference on Emerging Trends in Engineering and Technology
Year:
2008

Citing 0
Cited 1

HACS: A novel cost aware paradigm promising fault tolerance on mesh-based network on chip architecture

Computers and Electrical Engineering

Quantified Score

Hi-index	0.00

Visualization

Abstract

Network on chip (NoC) is evolving as a promising paradigm for high density SoC (System on Chip) designs. It is introduced as a remedy for the challenges introduced by the current interconnects in VLSI chips. NoC design involves decisions at various levels of hierarchy. Architecture selection is one of the most important aspects of NoC design in general and application specific NoC in particular. The paper aims in presenting algorithm for generating optimal topologies with homogeneous routers from a given communication task graph.