Handbook of theoretical computer science (vol. B)
Theoretical Computer Science
Discrete-time control systems (2nd ed.)
Discrete-time control systems (2nd ed.)
Maintaining knowledge about temporal intervals
Communications of the ACM
Soft-commissioning: hardware-in-the-loop-based verification of controller software
Proceedings of the 32nd conference on Winter simulation
Modern Control Engineering
VHDL Starter's Guide
Filter Design for Signal Process Using MATLAB and Mathematica
Filter Design for Signal Process Using MATLAB and Mathematica
Verification of an Audio Control Protocol
ProCoS Proceedings of the Third International Symposium Organized Jointly with the Working Group Provably Correct Systems on Formal Techniques in Real-Time and Fault-Tolerant Systems
IF: A Validation Environment for Timed Asynchronous Systems
CAV '00 Proceedings of the 12th International Conference on Computer Aided Verification
Testing real-time embedded software using UPPAAL-TRON: an industrial case study
Proceedings of the 5th ACM international conference on Embedded software
Implementation of timed automata: an issue of semantics or modeling?
FORMATS'05 Proceedings of the Third international conference on Formal Modeling and Analysis of Timed Systems
High-level modelling, analysis, and verification on FPGA-based hardware design
CHARME'05 Proceedings of the 13 IFIP WG 10.5 international conference on Correct Hardware Design and Verification Methods
| Hi-index | 0.00 |
This paper presents a design methodology for a hybrid Hardware-in-the-Loop (HIL) tester tool, based on both discrete event system theory, given by timed automata, and continuous systems theory, given by difference equations. It is implemented using an FPGA platform that guarantees speed enhancement, time accuracy and extensibility with no performance loss. We have focused on the implementation of a discrete event system, specifically timed automata into FPGA, and we have linked them with continuous systems implemented as filters in fixed point arithmetic. The paper shows a methodology, which employs widely used tools (Matlab, UPPAAL) as a user interface, and which implements the FPGA based tester tool.