SpotCore: a power-efficient embedded processor for intelligent sensor networks

Authors:
Mbou Eyole-Monono;Robert Harle;Andrew Rose
Affiliations:
University of Cambridge, Cambridge, UK;University of Cambridge, Cambridge, UK;ARM Ltd., Cambridge, UK
Venue:
Proceedings of the ICST 2nd international conference on Body area networks
Year:
2007

Citing 7
Cited 0

System architecture directions for networked sensors

ASPLOS IX Proceedings of the ninth international conference on Architectural support for programming languages and operating systems
Computer Architecture: A Quantitative Approach

Computer Architecture: A Quantitative Approach
An ultra low-power processor for sensor networks

ASPLOS XI Proceedings of the 11th international conference on Architectural support for programming languages and operating systems
A second-generation sensor network processor with application-driven memory optimizations and out-of-order execution

Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems
WISENEP: A Network Processor for Wireless Sensor Networks

ISCC '06 Proceedings of the 11th IEEE Symposium on Computers and Communications
Architectural optimization for performance- and energy-constrained sensor processors

Architectural optimization for performance- and energy-constrained sensor processors
Protothreads: simplifying event-driven programming of memory-constrained embedded systems

Proceedings of the 4th international conference on Embedded networked sensor systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Sensor platforms designed with mobility in mind, such as body networks, have inherent scalability problems arising from the conflicting demand for high processing capabilities (to collect, compress, and filter data) and the need for low-power, resource-constrained hardware. This paper presents a CPU design which seeks to optimize processing for a sensor network by improving performance in a power-efficient and scalable manner. We demonstrate the crucial design decisions and trade-offs required in developing such a processing platform and demonstrate that a minimalist design saves power without adverse impact on performance. In addition, we address the problem of scalability in a multithreaded environment through the development of a novel scheduling algorithm implemented directly in hardware.