A global interconnect link design for many-core microprocessors
IFMT '08 Proceedings of the 1st international forum on Next-generation multicore/manycore technologies
A novel, low-power array multiplier architecture
ISCIT'09 Proceedings of the 9th international conference on Communications and information technologies
Post-silicon is too late avoiding the $50 million paperweight starts with validated designs
Proceedings of the 47th Design Automation Conference
Algorithms and theory of computation handbook
High-performance and low-energy buffer mapping method for multiprocessor DSP systems
ACM Transactions on Embedded Computing Systems (TECS)
| Hi-index | 0.00 |