A Redundancy Mechanism under Single Chip Multiprocessor Architecture

  • Authors:
  • Qingsong Shi;Chen Jian;Nan Zhang;Mingteng Cao;Tianzhou Chen

  • Affiliations:
  • -;-;-;-;-

  • Venue:
  • SEC '08 Proceedings of the 2008 Fifth IEEE International Symposium on Embedded Computing
  • Year:
  • 2008

Quantified Score

Hi-index 0.00

Visualization

Abstract

Chip multiprocessor (CMP) will become more popular in embedded systems. As clock frequency increases, dependency among core blocks rises, which therefore tends to reduce performance of system and be more unstable. Redundancy is a way to improve the dependability of the system. But the traditional methods cannot make full use of the computing capacity of CMP. In this paper, we propose a new redundancy mechanism. The whole system is reorganized using lightweight virtualization. A group of processors and a block of memory are treated as a single logical computing unit each of which corresponds to a processer separately. In this way, only a distributor and an arbiter need to be added into operating system with least effort. The distributor dispatches one task to all the logical computing units. After execution, the arbiter gathers all results to analyze whether they are dependable. Because the distributor and the arbiter are very simple, total overhead of the system are very low. Experiment results show the proposed method is practical with average overhead less than 8%.