HERO: High-speed enhanced routing operation in Ethernet NICs for software routers

Authors:
Michele Petracca;Robert Birke;Andrea Bianco
Affiliations:
Dipartimento di Elettronica, Politecnico di Torino, Corso Duca degli Abruzzi 24, 10129 Torino, Italy;Dipartimento di Elettronica, Politecnico di Torino, Corso Duca degli Abruzzi 24, 10129 Torino, Italy;Dipartimento di Elettronica, Politecnico di Torino, Corso Duca degli Abruzzi 24, 10129 Torino, Italy
Venue:
Computer Networks: The International Journal of Computer and Telecommunications Networking
Year:
2009

Citing 2
Cited 1

Eliminating receive livelock in an interrupt-driven kernel

ACM Transactions on Computer Systems (TOCS)
The iSLIP scheduling algorithm for input-queued switches

IEEE/ACM Transactions on Networking (TON)

System performance evaluation by combining RTC and VHDL simulation: A case study on NICs

Journal of Systems Architecture: the EUROMICRO Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

Software/open routers, PCs (personal computers) running open-source OSs (operating systems) and equipped with Ethernet network interface cards (NICs), are receiving increasing attention in the research community, because they can offer multi-gigabit-per-second packet forwarding speed, performance comparable to those of low-to-medium end commercial routers. However, commercially available NICs lack programmability. Furthermore, the use of standard NICs implies that each packet crosses the bus twice, and is processed and routed in software by the OS, thus reducing forwarding performance. In this paper, we discuss the design and the implementation of an FPGA-based NIC that permits overcoming the performance bottleneck and the lack of flexibility of commercial NICs. Performance and limitations of the proposed approach are thoroughly discussed.