An approach on distributed and shared dynamic cache partition

Authors:
Lan Dong;Yang Yang
Affiliations:
Computer Engineering Department, Beijing Jiaotong University, Beijing, China;Computer Engineering Department, Beijing Jiaotong University, Beijing, China
Venue:
DNCOCO'08 Proceedings of the 7th conference on Data networks, communications, computers
Year:
2008

Citing 14
Cited 1

Optimal Partitioning of Cache Memory

IEEE Transactions on Computers
Simultaneous multithreading: maximizing on-chip parallelism

ISCA '95 Proceedings of the 22nd annual international symposium on Computer architecture
Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading processor

ISCA '96 Proceedings of the 23rd annual international symposium on Computer architecture
SimpleScalar: An Infrastructure for Computer System Modeling

Computer
Memory Hierarchy Synthesis of a Multimedia Embedded Processor

ICCD '96 Proceedings of the 1996 International Conference on Computer Design, VLSI in Computers and Processors
A New Memory Monitoring Scheme for Memory-Aware Scheduling and Partitioning

HPCA '02 Proceedings of the 8th International Symposium on High-Performance Computer Architecture
Initial Observations of the Simultaneous Multithreading Pentium 4 Processor

Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques
Dynamic Partitioning of Shared Cache Memory

The Journal of Supercomputing
Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture

Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques
Niagara: A 32-Way Multithreaded Sparc Processor

IEEE Micro
A Multi-Thread Processor Architecture Based on the Continuation Model

IWIA '05 Proceedings of the Innovative Architecture on Future Generation High-Performance Processors and Systems
MiBench: A free, commercially representative embedded benchmark suite

WWC '01 Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop
Outline of OROCHI: A Multiple Instruction Set Executable SMT Processor

IWIA '07 Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems
Miss reduction in embedded processors through dynamic, power-friendly cache design

Proceedings of the 45th annual Design Automation Conference

A multithreading embedded architecture

DNCOCO'08 Proceedings of the 7th conference on Data networks, communications, computers

Quantified Score

Hi-index	0.00

Visualization

Abstract

In multithreaded processor, many threads compete for the cache resource. Distributed partition method is not adaptive for the situation when cache requirement is greatly fluctuant. Shared dynamic partition need more cost than distributed method. In this paper a hybrid method is proposed which combines the distributed and shared cache partition method. Experiment shows the method leads to high hit rate.